[feature] 支持 riscv 虚拟化 · Pull Request !5 · openEuler/qemu

---
#回合西数qemu支持riscv虚拟化patch
- hw/riscv: spike: Remove deprecated ISA specific machines
- target/riscv: Remove the deprecated CPUs
- target/riscv: Drop support for ISA spec version 1.09.1
- COVER: RISC-V: Remove deprecated ISA, CPUs and machines
- target/riscv: Set access as data_load when validating stage-2 PTEs
- target/riscv: Report errors validating 2nd-stage PTEs
- target/riscv: Move the hfence instructions to the rvh decode
- target/riscv: Implement checks for hfence
- target/riscv: Allow setting a two-stage lookup in the virt status
- target/riscv: Allow generating hlv/hlvx/hsv instructions
- target/riscv: Do two-stage lookups on hlv/hlvx/hsv instructions
- target/riscv: Don't allow guest to write to htinst
- target/riscv: Convert MSTATUS MTL to GVA
- target/riscv: Fix the interrupt cause code
- target/riscv: Update the Hypervisor trap return/entry
- target/riscv: Update the CSRs to the v0.6 Hyp extension
- target/riscv: Only support a single VSXL length
- target/riscv: Only support little endian guests
- target/riscv: Support the v0.6 Hypervisor extension CRSs
- target/riscv: Return the exception from invalid CSR accesses
- target/riscv: Support the Virtual Instruction fault
- COVER: RISC-V: Update the Hypervisor spec to v0.6.1
- target/riscv: Fix HSV/HLV implementation
- hw/riscv: Allow creating multiple instances of CLINT
- hw/riscv: Allow creating multiple instances of PLIC
- hw/riscv: Add helpers for RISC-V multi-socket NUMA machines
- hw/riscv: spike: Allow creating multiple NUMA sockets
- hw/riscv: virt: Allow creating multiple NUMA sockets
---

openEuler/qemu .gitee-modal { width: 500px !important; }

搜索帮助

openEuler/qemu