• 1
• 0
• 2

weihemin/diplomacy_test forked from xlgforever/diplomacy_test

diplomacy_test is a template to show that how people to use the widgets in rocketchip to generate the verilog code for external usage.

• 1
• 0
• 2

weihemin/circt forked from mirrors_llvm/circt

• 1
• 0
• 1

weihemin/riscv-mini forked from chisuhua/riscv-mini

Simple RISC-V 3-stage Pipeline in Chisel

• 1
• 0
• 2

weihemin/verilator

verilator sim

• 1
• 0
• 1

weihemin/riscv-torture forked from wuyouniyanhu/riscv-torture

mirror of https://github.com/ucb-bar/riscv-torture.git

• 1
• 0
• 1

weihemin/berkeley-hardfloat forked from Stream Computing OSS/berkeley-hardfloat

Berkeley Hardware Floating-Point Units

• 1
• 0
• 1

weihemin/firrtl forked from Mirrors/firrtl

mirror : https://github.com/freechipsproject/firrtl.git

• 1
• 0
• 1

weihemin/chisel3 forked from Mirrors/chisel3

mirror : https://github.com/chipsalliance/chisel3.git

• 1
• 0
• 1

weihemin/chipyard forked from jiaxin514/chipyard

test 引用https://github.com/ucb-bar/chipyard

• 1
• 0
• 1

weihemin/riscv-tools forked from chaosyan/riscv-tools

riscv-tools开源仓库镜像

• 1
• 0
• 1

weihemin/rocket-chip forked from robbietoo/rocket-chip

Rocket Chip Generator

• 1
• 0
• 101

weihemin/XiangShan forked from XiangShan/XiangShan

Open-source high-performance RISC-V processor